- 上一篇：供电多通道RS-232驱动器接收器英文文献和中文翻译
- 下一篇：机械臂英文文献和中文翻译
Given = 1110 0X0X
Slave 2 SADDR = 1110 0000
SADEN = 1111 1100
Given = 1110 00XX
In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.
The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don’t-cares. In most cases, interpreting the don’t-cares as ones, the broadcast address will be FF hexadecimal.
Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all “don’t cares” as well as a Broadcast address of all “don’t cares”. This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.
Interrupt Priority Structure
The 89C51/89C52/89C54/89C58 have a 6-source four-level interrupt structure.
There are 3 SFRs associated with the four-level interrupt. They are the IE, IP, and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12. The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:
There are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.
Reduced EMI Mode
The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.
Reduced EMI Mode
AUXR (8EH)
Dual DPTR
The dual DPTR structure (see Figure 13) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.
• New Register Name: AUXR1#
• SFR Address: A2H
• Reset Value: xxxx00x0B
AUXR1(A2H)
The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.
The GF0 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC AUXR1 instruction without affecting the GF2 bit.
DPTR Instructions
The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:
INC DPTR Increments the data pointer by 1
MOV DPTR, #data16 Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR Move code byte relative to DPTR to ACC
-
电气系统的可编程序控制...
-
PLC可编程逻辑控制器英文文献和中文翻译
-
注射成型微流控芯片英文文献和中文翻译
-
微冲压成型级进模英文文献和中文翻译
-
PID控制器英文文献和中文翻译
-
PLC可编程控制器技术英文文献和中文翻译
-
PID控制器仿真英文文献和中文翻译
河岸冲刷和泥沙淤积的监测国内外研究现状
酸性水汽提装置总汽提塔设计+CAD图纸
中考体育项目与体育教学合理结合的研究
大众媒体对公共政策制定的影响
乳业同业并购式全产业链...
java+mysql车辆管理系统的设计+源代码
电站锅炉暖风器设计任务书
十二层带中心支撑钢结构...
杂拟谷盗体内共生菌沃尔...
当代大学生慈善意识研究+文献综述